This work describes a 12 b 200 kS/s 0.52 mA 0.47 mm 2 ADC for sensor applications such as motor control, 3-phase power control, and CMOS image sensors simultaneously requiring ultra-low power and small size. The proposed ADC is based on the conventional algorithmic architecture with a recycling signal path to optimize sampling rate, resolution, chip area, and power consumption. The input SHA with eight input channels employs a folded-cascode amplifier to achieve a required DC gain and a high phase margin. A 3-D fully symmetric layout with critical signal lines shielded reduces the capacitor and device mismatch of the multiplying D/A converter while switched-bias power-reduction circuits minimize the power consumption of analog amplifiers. Current and voltage references are integrated on chip with optional off-chip voltage references for low glitch noise. The down-sampling clock signal selects the sampling rate of 200 kS/s and 10 kS/s with a further reduced power depending on applications. The prototype ADC in a 0.18 µm n-well 1P6M CMOS process demonstrates a maximum measured DNL and INL within 0.40 LSB and 1.97 LSB and shows a maximum SNDR and SFDR of 55 dB and 70 dB at all sampling frequencies up to 200 kS/s, respectively. The ADC occupies an active die area of 0.47 mm 2 and consumes 0.94 mW at 200 kS/s and 0.63 mW at 10 kS/s with a 1.8 V supply.
Introduction
Many analog integrated circuits are still used as a discrete component, while most digital integrated circuits based on various logic, memories, and micro-processors are implemented on a single chip. Recently large-scale mixedsignal system-on-a-chip (SoC) design techniques have been rapidly developed to integrate a lot of analog and digital circuits and functions on the same chip. Correspondingly high-performance A/D converters (ADCs) for such SoC applications as high-definition video systems, personal mobile communication equipment, high-speed digital networks, and medical devices have been in high demand. Particularly, low-power and small-size ADCs with a resolution exceeding 12 b and a sampling clock rate of several hundreds of kS/s are required for sensor applications such as motor control, 3-phase power control, and CMOS image sensors and communication system applications such as portable multimedia image processing, data acquisition systems, optical networks, and high-speed modems. A variety of circuit design and layout techniques need to be applied to the ADCs to achieve a low-power and small chip-size performance at a 12 b level.
The conventional ADCs with a 12 b resolution and a sampling rate of kS/s to MS/s have commonly employed over-sampling architectures, successive approximation register (SAR) types, and algorithmic architectures [1] - [9] . Although over-sampling ADCs can realize a high resolution, a relatively high over-sampling input clock is needed and the circuits are too complex to be integrated with digital circuits in a small die area for SoC applications. SAR type ADCs based on a relatively simple circuit architecture are difficult to be implemented in a small area simultaneously with high accuracy since the number of integrated capacitors are exponentially increased with a required resolution. On the other hand, algorithmic ADCs employ a simple architecture, occupy a small chip size, achieve a considerably high resolution, and dissipate a low power based on the small number of required capacitors. This work proposes a low-power algorithmic ADC repeatedly recycling one stage of the conventional pipeline architecture.
Recently reported CMOS ADCs with a 12 b resolution and a sampling clock speed of several hundreds of kS/s to several MS/s are compared with the proposed ADC in Table 1 [1]- [9] . Most of the ADCs in Table 1 are implemented without on-chip voltage references, occupying a chip area exceeding 1 mm 2 and dissipating a power of several mW to several tens of mW. If the ADCs are integrated with onchip voltage references, larger area and more power consumption than reported may be needed. The ADCs based on a two-stage (1.5 b/stage) algorithmic architecture [1] , [9] show good integral non-linearities (INL), but those ADCs with extra calibration techniques show a high power dissipation and large chip area. Although an algorithmic ADC in Table 1 shows a properly optimized area and power consumption [4] , the ADC has a high INL problem of 4 LSB. The over-sampling ADC with a chip area of 0.65 mm 2 in Table 1 shows a good performance [7] while the chip area does not include the required digital signal processing block and the ADC consumes 41 mW. The proposed ADC with on-chip voltage references is suitable for SoC applications based on a small chip size of 0.47 mm 2 and a low power consumption of 0.94 mW at 1.8 V.
The proposed 
Proposed ADC Architecture
As shown in Fig The non-overlapping clock phases and recycling control phases are internally generated from a single master input clock and the proposed ADC takes 11 master clock cycles to produce a 12 b binary output from an analog input sample. During the first cycle, only one analog input out of eight different inputs connected to eight independent channels is selected by the input MUX with 3 b channel selection pins. The very analog input is sampled on the SHA sampling capacitors for further signal processing. During the next 10 cycles, the SHA repeatedly samples recycled output signals from the MDAC. The flash ADC transmits 2 b digital data to the DCL during each cycle and nonlinear errors such as offsets and clock feed-through in the SHA, the MDAC, and the flash ADC are digitally corrected in the DCL [1] , [10] . By using 11 clock cycles from a 2.2 MHz input system clock, the ADC operates at a 200 kS/s conversion rate. The supply-and temperature-insensitive I/V references generate accurate and stable internal currents and voltages and the on-chip timing generator is designed in a module form easily to expand the resolution if needed.
ADC Circuit Implementation

SHA Based on a Switched-Bias Power-Reduction Technique
Amplifiers typically use most of the power dissipated in analog or mixed-signal integrated circuits and low-power amplifiers are very critical for low-power system applications. When an input signal is being sampled in the openloop manner during a half clock cycle, amplifiers can be fully or partially turned off to reduce the power consumption. The proposed SHA employs a switched-bias powerreduction technique, which fully cuts off bias currents during a half clock cycle of the open-loop sampling mode and resumes the bias currents in the pre-defined sequence during the next half clock cycle of the holding mode. The folded-cascode op amp and the bias circuit in the SHA using a switched-bias power-reduction technique are shown in Fig. 2 . The SHA bias circuit is implemented independently to prevent the interference from other functional circuits. In the conventional power reduction techniques [11] , [12] , a part of bias currents are supplied to amplifiers during the sampling mode. However the proposed switched-bias power-reduction technique minimizes the power consumption by fully turning off the bias currents for BIAS1, BIAS2, and BIAS4 during the sampling mode as shown in Fig. 2 . During the next holding mode, the bias currents of the op amp are resumed in the sequence of BIAS4 followed by BIAS1 and BIAS2 with the help of a current delay cell composed of MN3 and MP3. Although the resumed sequence may affect the signal settling performance in the holding or amplifying mode, the increased pole-splitting effect between non-dominant pole and unit-gain frequencies due to the proposed sequential biasing improves a phase margin for better signal processing in the next stage MDAC [11] . It is noted the MDAC common-mode voltage can change a little during mode transition, but returns quickly in the original fixed bias voltage. Consequently, the SHA consumes less power by 30% than that without the proposed powerreduction technique while the DC gain and the phase margin of the proposed SHA are 72.7 dB and 88.7
• at a 200 kHz sampling clock, respectively.
The proposed SHA has 8 input channels and a 3 b decoder circuit to select a specific input channel for this MEMS application which needs to handle consecutive input signals. The SHA based on a single-stage amplifier employs the conventional two-capacitor flip-around architecture to minimize the power consumption and chip area at a 12 b accuracy and a 200 kHz sampling rate. The sampling capacitor of the SHA is designed to be 1 pF considering the 12 b-level thermal noise and accuracy of 1 Vp-p input signals.
Low-Power MDAC Based on a 3-D Fully Symmetric
Capacitor Layout
The MDAC is one of the most critical parts in the proposed ADC and employs a two-stage amplifier with foldedand unfolded-cascode architectures based on a switchedbias power-reduction technique similar to the SHA, as illustrated in Fig. 3 . The sequence turning off and resuming the bias currents is the same as the SHA and the MDAC consumes less power by 40% including the bias circuit than that without the proposed power-reduction technique. The MDAC capacitor mismatch is very critical to the differential non-linearity (DNL) and integral non-linearity (INL) performance of the ADC. The capacitor mismatch comes from two sources. One is the random error, which is caused primarily by process variations including inappropriate etching and random oxide thickness. The other is the systematic error from parasitic capacitances between capacitors and neighboring signal metal lines. A variety of analog-and digital-domain calibration techniques have been widely invented to overcome the capacitor mismatch errors of high-resolution ADCs [1] , [9] , [13] - [19] . However, the complicated calibration techniques tend to increase the ADC chip area and power consumption. As a consequence, it may not be appropriate for large-scale embedded system applications requiring a small chip area and a lowpower dissipation. The effect of the capacitor mismatch can be reduced by a careful layout technique. The proposed 3-D fully symmetric capacitor layout technique for high matching accuracy is shown in Fig. 4 .
In Fig. 4 , all symmetric unit capacitors are enclosed by all other interconnection metals except the metals for routing the top and bottom plates of capacitors, while both of the unit capacitors and bottom plate signal lines are enclosed by all the employed metal lines in the conventional layout technique [20] . Although the conventional layout technique makes capacitors surrounded physically in the same environment, some signal lines pass through neighboring capacitors and unit capacitors may have functionally different parasitic capacitances each other. On the other hand, the proposed layout technique minimizes the capacitor mismatch physically and functionally by isolating unit capacitors from all the neighboring signal lines. The unit capacitors in the MDAC are designed to be 250 fF considering the kT/C noise, power consumption, and 12 b matching.
On-Chip CMOS Current and Voltage References
A lot of commercially available ADC products still employ off-chip reference voltages, even though on-chip I/V references are in high demand for low-power SoC applications. Moreover, the ADCs operating at a several hundreds of kS/s rarely employ on-chip I/V references to minimize the power consumption. The proposed ADC employs on-chip lowpower I/V references for versatile SoC applications. As shown in Fig. 5 , the current reference block (IREF) generates internal reference currents and voltages insensitive to supply voltage and temperature variations. The current mismatch within 40% can be calibrated in the digital domain by 3 b IVCN control pins [21] . The power dissipation of the prototype ADC is reduced to a 1 µW level when the power- off control (POFF) signal is set to high for portable applications. The external reference (EXTRF) decides to use either on-chip or off-chip reference voltages.
Recently, MOS transistors in the weak inversion region rather than the strong inversion region have become one of the important research and development issues for ultra lowpower systems [22] - [25] . The proposed ADC is designed to operate in both strong and weak inversion regions to optimize the power consumption with a DNCK signal enabled. The DNCK signal controls the currents of the SHA and the MDAC. With the DNCK low, the ADC operates at a nominal 200 kS/s mode in the strong inversion region. On the other hand, with the DNCK high, the ADC operates at a low-power 10 kS/s DNCK mode in the weak inversion region. Although the conventional ADCs tend to use internal or external bypass capacitors at the output nodes of voltage references to reduce switching noise, the proposed reference circuit reduces the noise without any internal and external bypass capacitors.
Prototype ADC Measurements
The prototype 12 b 200 kS/s algorithmic ADC is implemented in a 0.18 µm n-well 1P6M CMOS process as shown in Fig. 6 . The proposed ADC only employs the limited number of external pins such as inputs, outputs, and power supplies for the use as a core IP block of various mixed-signal integrated systems. The ADC occupies an active die area of 0.47 mm 2 (0.60 mm × 0.78 mm). The blocks indicated by bold lines represent on-chip PMOS decoupling capacitors.
The prototype ADC nominally works at a power supply from 1.6 V to 2.0 V. With the DNCK low, the ADC operates at a nominal 200 kS/s mode and dissipates 0.94 mW at 1.8 V.
The ADC with the DNCK high operates at a low-power 10 kS/s DNCK mode and dissipates a power of 0.63 mW at 1.8 V. The measured maximum DNL and INL of the prototype ADC are 0.40 LSB and 1.97 LSB, respectively, as illustrated in Fig. 7 . low-power 10 kS/s DNCK mode, respectively.
The signal-to-noise-and-distortion-ratio (SNDR) and the spurious-free dynamic-range (SFDR) in Fig. 9 (a) are measured at different sampling rates up to 200 kS/s with a 10 kHz input. With the sampling rates increased to 200 kS/s, the SNDR and the SFDR are maintained above 55 dB and 70 dB, respectively. The SNDR and the SFDR in Fig. 9(b) are measured with increased input frequencies at a sampling rate of 200 kS/s. With input frequencies increased to 100 kHz, the SNDR and the SFDR are maintained over 55 dB and 68 dB, respectively. The prototype ADC is also evaluated at a low-power DNCK mode of 10 kS/s. The SNDR and the SFDR in Fig. 10(a) are measured at different sampling rates up to 10 kS/s with a 1 kHz input. With the sampling rates increased to the 10 kS/s, the SNDR and the SFDR are maintained above 55 dB and 70 dB, respectively. The SNDR and the SFDR in Fig. 10(b) are measured with increased input frequencies at a sampling rate of 10 kS/s. With the input frequencies increased to the 5 kHz, the SNDR and the SFDR are maintained over 55 dB and 70 dB, respectively. The measured performance of the proposed prototype ADC is summarized in Table 2 . 
Conclusion
This work describes a 12 b 200 kS/s 0.52 mA 0.47 mm 2 algorithmic ADC for sensor and communication system applications such as motor control, 3-phase power control, optical networks, and high speed modems simultaneously requiring ultra low-power and small chip area. The following circuit design techniques are considered to obtain the required target performance.
First, the proposed ADC employs the conventional algorithmic architecture which consists of a SHA, an MDAC, and a flash ADC to optimize resolution and power consumption. Second, the input SHA has 8 input channels for diverse system applications and a simple decoder to select each input channel. Third, the proposed MDAC employs 3-D fully symmetric layout techniques for high capacitor matching accuracy by isolating unit capacitors physically and functionally from all neighboring signal lines. Fourth, the switched-bias power-reduction technique in the SHA and the MDAC reduces the power dissipation properly by switching bias currents during the sampling and holding phases. Fifth, the proposed ADC integrates on-chip lowpower I/V references with optional off-chip voltage references and a DNCK signal for minimizing the power consumption at 10 kS/s in the weak inversion region. On-chip PMOS decoupling capacitors suppress the coupling noise and EMI problems of the ADC.
The prototype ADC in a 0.18 µm n-well 1P6M CMOS technology demonstrates the measured maximum DNL and INL of 0.40 LSB and 1.97 LSB, respectively. The ADC shows the maximum SNDR and SFDR of 55 dB and 70 dB at all sampling frequencies up to 200 kS/s, respectively. The active die area is 0.47 mm 2 and the chip consumes 0.94 mW at a nominal 200 kS/s mode and 0.63 mW at a low-power 10 kS/s DNCK mode at a 1.8 V supply.
